The peripheral side of PIA is connected so that 1. The lines PBO to PB3 are used as output lines to drive the four power transistors and thus the MPU has full control on power circuit and can change mode of operation of motor by changing the least significant hex digit written to ORB. 2. The lines PB4 to PB6 are used as output lines and this resemble select the lines A, B and C of the analog data selector. This gives the MPU the ability to select any of the analog data (I a. If, Wr) to be converted by Analog to Digital Converter ADC. 3. The lines PB7. CB1 and CB2 are used as input control lines, and the control register is configured such that the PIA generates IRO on +ve transition of CB1 and -ye transition of CB2. These lines are connected to LEFT/RIGHT switch. Thus changing state of this switch generates NMI to tell the MPU about the new direction of rotation. 4. The DDRA is configured such that all lines of ORA are input lines. PAO monitors OVERCURRENT line and PA7 monitors START/STOP line. 5. The Control register CRA is configured such that the PIA generates interrupts on +ve transition of CA1 and -ve transition of CA2. This tells the MPU whether armature current exceeds its limit or the state of operation is to be changed. 6. The remaining lines of input port (A) are not used and are pulled up to the +5 V.
B. The programmable Timer Module PTM (M6840)
It is a programmable peripheral control device that can perform external timing operations. It can be programmed to generate time delays, control signals one shot and continuous pulses of variable duty cycles.... etc. The main purpose of the PTM (Fig.1) is to allow the MPU to be free of the timing tasks. Once the timer is initialized by the MPU , additional service is not required by the MPU until the timer generates an interrupt. The MPU side of PTM is connected to system such that the internal registers has addresses shown in Table II The ADC is used in the system to read the feed back signals expressing the field current and the armature current. It is used also to read the input reference speed as a 9-bit word. The circuit diagram of the ADC is shown in Fig.2 , where the 8 -bit ZN 448 ADC is used together with an 8-channel analog multiplexer 4052. The select lines of 4052 are connected to the lines PB4, PB5 and PB6 of PIA through a level shifter (Fig.1 ). This enable MPU to select either of the analog input signals.
The ZN448 ADC is a successive approximation type of fast 9 is conversion time. It is also an MPU compatible and so it is connected directly to data bus. The RD line and WR line of the ADC are connected to address the decoder such that any MPU operation causing 8300 address to be written on the address bus will start the conversion and a next READ operation from the address 8301 will cause the digital value to appear on data bus. As previously stated. the MPU must first select the required analog input signal to be converted.
D. Program Storage
The controller program is stored in a lk-byte RAM supplied from a standby power supply. It is connected such that it is normally in the read state. To put this RAM in a WRITE state for program writing or subsequent program changes the depress switch connecting the RAM to the R/W line of the system must be pushed down first. This RAM occupies the addresses from 8C00 to 8FFF where the controller programs and associated subroutines are stored. The output of the microprocessor system which control the duty cycles of the armature chopper and of the field chopper are available from two PWM output ports. Each of them ( Fig.1 ) consists of an 8-bit latch and an 8-bit magnitude comparator which compares the word written in the latch with the output of an 8-bit free running counter. The comparator resets its output line FAQ when the counter output word exceeds that of the latch. The counter is clocked from a 8 MHz crystal oscillator. TY's gives the output from each comparator at a frequency of 31.125 kHz.
The PWM output ports are connected to address decoder such that the armature port has address 8500 and the field port has address 8501. The MPU can control the duty cycle of the armature or of the field circuit by writing a suitable word in the appropriate port.
F. Address Decoder Logic
As shown in Fig.3 , the address decoder of the added hardware is designed such that all these hardware occupy a small space in system address map with a fairly small number of ICs chips. This is necessary to give chance for using usual accessories of such a MPU system such as I/O accessory, monitor. etc. Only 16 k-byte space from address 8000 to address BFFF are occupied.
III. THE SOFTWARE ALGORITHMS
The MPU control system used is responsible for the overall drive operation including logic operation and signals correction. The logic operations include; the START/STOP. LEFT/RIGHT. and the OVER-CURRENT protections. The signal processing operations are those such as the measuring reference signals, measuring actual signals, implementing correction algorithms etc. In the following sections the general description of drive setup after system hard RESET is given.
A. The System Operation 'After the order RESET or when the power is switched ON, the MPU is directed to execute the starting program at the address 8C00. The flow chart shown in Fig.4 All the external instructions that require immediate care of the MPU are handled such that they generate a NMI to the MPU. These instructions include; OVER CURRENT, START/STOP, and RIGHT/LEFT controls. The first of them produces the highest priority NMI. This is because the over current condition is the most severe and harmful operating condition for the power circuit. When the MPU receives a NMI, it first of all switches off all the power transistors since this interrupt may come from the overcurrent line. Then the MPU reads the PIA control registers and the output registers to discover the source of the interrupt and jump to execute the suitable NMI routine. As shown in Fig.8 there are five NMI routines as following;
1. Over Current Routine, this routine keeps the transistors off and display a clarifying message. Then it sets the interrupt flag and halts. This blocks any IRQ that may switch the transistors on. To restart the system, it must be RESET first and initialized again at address 8C00 2. Stop Routine , this routine displays a clarifying message and then jumps to BRAKE SUBROUTINE to brake the motor speed to zero. Then the program blocks the interrupts and halts. To overcome this halt state the START/STOP switch must be returned to START position.
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4 -6 April 1989 , CAIRO r--1 3 . Start Routine, it displays also a clarifying message (Start.), and define the starting of the speed controller routine. 4. Right to Left Routine, a clarifying message is displayed and BRAKE SUBROUTINE is called to reduce speed to zero. Then MPU jumps to the start routine to accelerate the motor in the reverse direction. 5. Stray Interrupt, stray or noise interrupt may be caused by coupling of any external noise to the system NMI line. The MPU discovers this interrupt by examining the interrupt fla,:s of the PIA. When neither of these flags are set, the MPU decides that the received NMI is a stray one. It ignores this interrupt and returns to the routine which was being executed before receiving this interrupt. 1. Initialize Subroutine starts at address &COO and performs the activities illustrated in Fig.4 Fig.7. It selects 1h i routine. sets the field current reference to its maximum by clearing X ef• The PTM is configured to give interrupts every Tf, thereafter the program waits for new interrupt. On receiving interrupt the IRQ1 routine is executed to adjust the field current according the new reference.
After each interrupt the value of of is tested to see if the field current reaches the steady state. If this is the case, the MPU returns from the subroutine otherwise it continues. 3.. Brake Subroutine is called in situations requiring reducing of the speed to zero. These are stopping condition and reverse direction condition. As it can be seen in Fig.8 the following activities are performed; a. Directing the last jump at address (8F8F) of the main IRO routine to address (8C8F) in brake routine. This is to prevent control leaving this routine at and of the speed sampling period. b. Maximizing field current. c. Enabling normal speed control operation with the speed reference Wr=0. The speed controller is started at point C (address 8CBE) to prevent reading of•the external reference speed. The routine checks the logic variable (E) of the speed controller to see if the speed error is small enough to consider that the motor has been stopped. If this is the case subroutine switches off all transistors and returns to the calling routine.
E. The Periodic Routines
These routines represent subroutines of the main IRQ2 routine which are called at different points with different sampling rates. This routines constitutes digital controllers in the three control loops, that are speed controller, field current controller and armature current controller.
The Speed Controller Routine
The flowchart of the speed routine is shown in Fig.9 . This routine has three calling points. The first point (A) includes some activities that are of non periodic nature. The speed routine is started at this point when the controller is to be executed for the first time in the starting condition. The calling point (B) is the normal start point where all activities are of periodic nature. Usually the control is directed to this point from the IRO routine at start of each speed sampling period. Calling point (C) is also of periodic nature and it represent the part of activities in (B) after measuring the reference speed. The MPU is directed to this point from BRAKE SUBROUTINE. In general the periodic part of this controller is repeated at a sampling rate of Tn=24.243 ms.
The Field Current Controller
The flow chart of the field current controller is shown in Fig.10 . This controller occupies statements at address 8DFF to 8E9C, the maximum execution time of these statements is 721 us. This subroutine starts reading value of If by the ADC and then calculate the field current error as;
where Xf is an output of efficiency optimization routine. Then it performs PI correction on this error to obtain the field chopper duty cycle. This routine limits If by setting Df to certain minimum value if If exceeds a certain maximum limit. The field current reference Ifr is externally written before drive setting up.
Armature Current Controller
The flowchart of armature current controller is shown in Fig.11 . It is very similar to field current controller with the exception that the armature current error is given by; The oscillograms in Fig.12 .b and Fig.13 .b illustrates the steady-state speed and the corresponding armature current. The armature current fluctuates with the sampling frequency of the speed loop. This is expected since reference armature current is updated at this frequency.
The responses recorded in the oscillograms are performed with the following constants for the different controllers. The control system is completely realized using the 6800 MPU and some of its peripheral chips. Although this hardware is intended for the present application a good deal of generality is present making it suitable for a number of similar microprocessor controllers .
The control algorithms, programs and subroutines are tested individually and as a whole. Correct and satisfactory operation of this software is verified experimentally by overall system operation.
Satisfactory transient responses are obtained and further response improvements is practically possible simply by software modifications.
It is important to remember that the principle can be used for dc machine of high power rating where large quantities of electric energy are handled and the control system cost is only a small fraction of total cost.
